

3.3V/5V Input 6A Output Power Supply in Inductor (PSI²) Module

RoHS

FEATURES

- Integrated Point of Load power module using PSI²
 Power Supply in Inductor technology
- Small footprint, low-profile, 11mm x 9mm x 3mm, with LGA Package (0.63 mm Pads)
- Efficiency up to 96%
- High output current, 6A without derating at 85°C ambient with no air flow
- Wide output voltage adjustment: 0.6V to 3.6V
- Pre-bias startup capability
- User adjustable switching frequency
- Synchronization to external clock signal
- Adjustable soft-start time for output voltage
- Output voltage sequencing / tracking
- Enable signal input and Power Good signal output
- Programmable Under Voltage Lock Out (UVLO)
- Output Over Current Protection (OCP)
- Over temperature protection
- Operating temperature range -40°C to 85°C
- Qualified to IPC9592B, Class II
- MSL3 and RoHS compliant

APPLICATIONS

- Broadband and communications equipment
- DSP and FPGA Point of Load applications
- High density distributed power systems
- Systems using PCI / PCI express / PXI express
- Automated test and medical equipment

DESCRIPTION

SPM1005 is an easy-to-use 6A output integrated Point of Load (POL) power supply module. It contains integrated power MOSFETs, driver, PWM controller, a high performance inductor, input and output capacitors and other passive components in one low profile LGA package using PSI² technology.

Only one input capacitor and one output capacitor are needed for typical applications. There is no need for loop compensation, sensitive PCB layout, inductor selection or in-circuit production testing. Each module is fully tested.


SPM1005 integrated POL module series are offered in two versions: universal output voltage version (SPM1005-Z) and single voltage version. With the SPM1005-Z version, the user can select the output voltage and switching frequency with external resistors. The single voltage versions provide fixed output voltage at 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, 1.0V, 0.8V or 0.6V. The user can trim the output voltage by ±10% using an external resistor.

All SPM1005 models deliver full 6A load current without derating at 85°C ambient temperature with no airflow.


Small size (11mm x 9mm) and low profile (3mm) allows the SPM1005 to be placed very close to its load or on the back side of the PCB for high density applications.

Sumida's PSI² technology ensures optimal inductor design, uniform temperature distribution and very low temperature difference between case and IC die.

SIMPLIFIED APPLICATION



EFFICIENCY VS LOAD CURRENT





ABSOLUTE MAXIMUM⁽¹⁾ RATINGS over operating temperature range (unless otherwise noted)

		VA	LUE	
		MIN	MAX	Unit
	VIN	-0.3	7	V
	EN	-0.3	7	V
Input Voltage	VSENSE	-0.3	3	V
	COMP	-0.3	3	V
	PWRGD	-0.3	6	V
	SS / TR	-0.3	3	V
	STSEL	-0.3	3	V
	RT / CLK	-0.3	6	V
Output Voltage	VOUT	-0.6	VIN	V
Carrage Crosses	EN		100	μΑ
Source Current	RT / CLK		100	μΑ
	COMP		100	μΑ
Sink Current	PWRGD		10	mA
	SS / TR		100	μΑ
	Operating Junction Temperature	-40	150	°C
Temperature	Storage Temperature	-65	150	°C
	Lead Temperature (soldering)		260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the module. These are stress ratings only, and functional operation of the module at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect reliability.

Version 1.4 February 19, 2016 Page 2 of 29



ELECTRICAL CHARACTERISTICS:

The electrical characteristics are presented in two parts. Part 1 provides the electrical characteristics that are common to all models and Part 2 provides the electrical characteristics that are specific to each model.

The electrical performance is based on the following conditions unless otherwise stated: 25°C ambient temperature, no air flow; V_{IN} = 5V, $^{(1)}$ V_{OUT} = 1.8V, I_{OUT} = 6A, C_{IN1} = 47 μ F ceramic, C_{OUT} = 2×47 μ F ceramic.

Part 1: Electrical Characteristics Common to All Models:

	PARAMETERS	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Іоит:	Output current	$T_A = -40$ °C to 85°C, natur	al convection	0		6	Α
V _{IN} :	Input voltage	Over Iout range, -40°C to	85°C	2.95		6	V
V _{START}	Startup voltage (1)	Over I _{OUT} range, -40°C to	85°C	2.6	2.8	3.0	V
UVLO	Under Voltage Lock Out (1)	Over I _{OUT} range, -40°C to	85°C	2.3	2.5	2.7	V
Hystere	esis between V _{START} and UVLO ⁽¹⁾	Over Iout range			0.3		V
	Set point accuracy	$T_A = 25^{\circ}C$, $I_{OUT} = 3A$			±1%		
	Temperature variation	-40°C < T _A < +85°C, I _{OUT} :	= 3A		±0.3%		
V_{OUT}	Line regulation	Over V _{IN} range, T _A = 25°C	С, Іоит = 3А		±0.2%		
	Load regulation	Over I _{OUT} range, T _A = 25°	C, V _{IN} = 5V		±0.2%		
	Total variation	Includes set-point, line, l variation	cludes set-point, line, load, temperature			±3%	
Output	voltage ripple	20MHz bandwidth			20		mVpp
I _{LIM}	Current Limit Point				9.0		Α
V _{EN-H}	Enable control	Enable high voltage			1.25	open	V
$V_{\text{EN-L}}$	Enable control	Enable low voltage		-0.3		1.0	V
I _{stby}	Input standby current	EN pin to AGND			70	100	μΑ
		V _{OUT} rising threshold	Good		93%		
PWR G	and:	VOUT HSING UNESHOLD	Fault		105%		
PWKG	000.	V _{OUT} falling threshold	Good		103%		
		VOUT Idilling timeshold	Fault		91%		
Thorms	al chutdown	Thermal shutdown			170		°C
Thermal shutdown		Thermal shutdown recov	very hysteresis		15		°C
C _{IN} : External input capacitor		Ceramic		47			μF
		Non-ceramic			220		μF
C E	xternal output capacitor	Ceramic		47	200	650	μF
COUI. EX	kternar output capacitor	Non-ceramic			100	2000	μF
F _{S_MAX}	Maximum switching frequency					1000	kHz

⁽¹⁾ With R_{EN1} = 14.7k Ω and R_{EN2} = 12.7k Ω as shown in Fig. 32.

Version 1.4 February 19, 2016 Page 3 of 29



Part 2: Electrical Characteristics for Each Individual Model: SPM1005-Z (V_{OUT} adjustable from 0.6V to 3.6V)

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT(}	_{adj)} : Output voltage adjust range	adjust range Over I _{OUT} range, T _A = -40°C to 85°C		0.6		3.6	٧
		V _{IN} = 5V	V _{OUT} = 3.3V, I _{OUT} = 3A		96.1%		
_	Efficiency	VIN - 3V	V _{OUT} = 3.3V, I _{OUT} = 6A		94.2%		
η	Efficiency	.,	V _{OUT} = 2.5V, I _{OUT} = 3A		95.4%		
		V _{IN} = 3.3V	V _{OUT} = 2.5V, I _{OUT} = 6A		92.3%		
Fs	Switching frequency ⁽¹⁾	$R_T = 127K\Omega$ between RT/CLK and AGND			750		kHz

^{(1) 750}kHz is suitable for 3.3V output, but lower switching frequencies are recommended for lower output voltage models. See following tables for desired switching frequency, and refer to page 22 for information on adjusting the frequency.

SPM1005-3V3

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT(a}	_{dj)} : Output voltage trim range	Over I _{OUT} range, T _A = -40°C to 85°C		2.97	3.3	3.63	V
	n Efficiency	V _{IN} = 5V	V _{OUT} = 3.3V, I _{OUT} = 3A		96.1%		
η	Efficiency		V _{OUT} = 3.3V, I _{OUT} = 6A		94.2%		
Fs	Switching frequency				750		kHz

SPM1005-2V5

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Vout	_(adj) : Output voltage trim range	Over I _{OUT} range, T _A = -40°C to 85°C		2.25	2.5	2.75	٧
		V _{IN} = 5V	V _{OUT} = 2.5V, I _{OUT} = 3A		94.4%		
l n	Efficiency	VIN - 3V	V _{OUT} = 2.5V, I _{OUT} = 6A		92.3%		
'	Efficiency	V _{IN} = 3.3V	$V_{OUT} = 2.5V, I_{OUT} = 3A$		95.4%		
			$V_{OUT} = 2.5V$, $I_{OUT} = 6A$		92.3%		
F_S	Switching frequency				650		kHz

SPM1005-1V8

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT} (_{adj)} : Output voltage trim range	Over lout range	Over I _{OUT} range, T _A = -40°C to 85°C		1.8	1.98	V
E.C		V _{IN} = 5V	V _{OUT} = 1.8V, I _{OUT} = 3A		92.2%		
	Cfficion ou	VIN = 5V	V _{OUT} = 1.8V, I _{OUT} = 6A		90.0%		
η	Efficiency	V _{IN} = 3.3V	V _{OUT} = 1.8V, I _{OUT} = 3A		93.3%		
		VIN = 3.3 V	V _{OUT} = 1.8V, I _{OUT} = 6A		89.7%		
Fs	Switching frequency				600		kHz

SPM1005-1V5

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT} (V _{OUT(adj)} : Output voltage trim range Ov		Over I _{OUT} range, T _A = -40°C to 85°C		1.5	1.65	V
		I V _{IN} = 5V	V _{OUT} = 1.5V, I _{OUT} = 3A		91.3%		
_	Efficiency		V _{OUT} = 1.5V, I _{OUT} = 6A		88.5%		
η	Efficiency	V _{IN} = 3.3V	$V_{OUT} = 1.5V, I_{OUT} = 3A$		91.7%		
		VIN = 3.3V	V _{OUT} = 1.5V, I _{OUT} = 6A		88.0%		
Fs	Switching frequency				550		kHz

Version 1.4 February 19, 2016 Page 4 of 29



SPM1005-1V2

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT(adj)} : Output voltage trim range		Over I _{OUT} range, T _A = -40°C to 85°C		1.08	1.2	1.32	٧
		V _{IN} = 5V	Vout = 1.2V, Iout = 3A		90.2%		
n	Efficiency		V _{OUT} = 1.2V, I _{OUT} = 6A		86.0%		
'	Efficiency	V _{IN} = 3.3V	V _{OUT} = 1.2V, I _{OUT} = 3A		90.2%		
			Vout = 1.2V, Iout = 6A		84.9%		
Fs	Switching frequency				500		kHz

SPM1005-1V0

	PARAMETERS	Т	TEST CONDITIONS		TYP	MAX	UNIT
V _{OUT} (_{adj)} : Output voltage trim range	Over Iout range,	Over I _{OUT} range, T _A = -40°C to 85°C		1.0	1.1	٧
		V _{IN} = 5V	V _{OUT} = 1.0V, I _{OUT} = 3A		89.6%		
_	Efficiency	VIN - SV	V _{OUT} = 1.0V, I _{OUT} = 6A		84.6%		
П	Efficiency	V _{IN} = 3.3V	V _{OUT} = 1.0V, I _{OUT} = 3A		89.1%		
			V _{OUT} = 1.0V, I _{OUT} = 6A		83.1%		
Fs	Switching frequency				500		kHz

SPM1005-0V8

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT(adj)} : Output voltage trim range		Over Iout range	Over I _{OUT} range, T _A = -40°C to 85°C		0.8	0.88	V
		V _{IN} = 5V	V _{OUT} = 0.8V, I _{OUT} = 3A		88.2%		
	Efficiency.	VIN = 5V	V _{OUT} = 0.8V, I _{OUT} = 6A		82.0%		
η	Efficiency	V _{IN} = 3.3V	V _{OUT} = 0.8V, I _{OUT} = 3A		85.4%		
			V _{OUT} = 0.8V, I _{OUT} = 6A		78.0%		
Fs	Switching frequency				450		kHz

SPM1005-0V6


	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OUT} : Output voltage trim (trim up only)		Over I _{OUT} range, T _A = -40°C to 85°C		0.6	0.6	0.66	٧
		V _{IN} = 5V	Vout = 0.6V, Iout = 3A		85.6%		
_	Efficiency		Vout = 0.6V, Iout = 6A		77.8%		
11	Efficiency	V _{IN} = 3.3V	V _{OUT} = 0.6V, I _{OUT} = 3A		83.0%		
			Vout = 0.6V, Iout = 6A		74.1%		
Fs	Switching frequency				450		kHz

Version 1.4 February 19, 2016 Page 5 of 29



POWER MODULE INFORMATION

FUNCTIONAL BLOCK DIAGRAM



Version 1.4 February 19, 2016 Page 6 of 29



PIN DESCRIPTIONS (All SPM1005 Models Unless Specified)

PIN Name	Description
VIN	The positive input voltage power pin, which is referenced to PGND. Connect external input
(E2-E3, F1-F3, G1-G3)	filter capacitors between these pins and PGND plane, close to module.
PHASE	Switching node pin. Connect this pin to a small copper island under the module for best
(G6)	thermal performance. Do not connect any external component to this pin or use this pin for
	any other functions.
VOUT	Output voltage. Connect external output filter capacitors between these pins and PGND
(A1-A4, B2-B4)	plane, close to the module.
PGND	Zero DC voltage reference for power circuitry . These pins should be connected directly to the
(A6-A8, B5-B8, C1-C7,	PCB ground plane. The module's heat transfer is through these pins and all of them must be
D1-D7, E4-E7, F4-F7, G4-	connected together externally with a copper plane located directly under the module.
G5)	
	Zero DC voltage reference for the analog control circuitry. A small analog ground plane is
AGND	recommended. RT/CLK, STSEL, SS/TR pins should be referenced to analog ground. AGND and
(C8)	PGND should be connected at a single point is such a way that load current does not flow in
	the AGND plane.
	Startup mode selection . Short to AGND for soft-start operation with extended soft-start time
STSEL	determined by a capacitor connected between SS/TR pin and AGND. Leave this pin open for
(G7)	tracking operation or selecting default soft-start time that is nominally 1.1ms. See SS/TR pin
	description below for more details.
	Soft-start or tracking operation. When SS/TR pin is open and STSEL pin is shorted to AGND,
	the power module operates in soft-start mode with the default soft-start time of 1.1ms.
SS/TR	Longer soft-start time can be achieved with an additional capacitor connected between SS/TR
(G8)	pin and AGND.
	Capacitor value can be selected based on Equation 4 or values provided in Table 3. For
	tracking operation, leave STSEL open and do not connect additional capacitor between SS/TR
	and AGND. Connect this pin to the voltage to be tracked. Refer to Fig. 34 for more details. Switching frequency and external synchronization pin. For SPM1005-Z model, an internal
	90.9KΩ resistor is connected between RT/CLK and AGND to set the switching frequency to
RT/CLK	450KHz. For all other models, the default switching frequencies are shown in the Electrical
(F8)	Characteristics tables above. For all models, an external synchronization clock can be
(1.5)	connected to RT/CLK pin to synchronize the switching frequency of the module. More details
	are provided on page 22.
	Enable pin with internal pull-up current source. Pull this pin to below 1.18V to disable the
EN	power module. Float this pin or pull to above 1.3V to enable the power module. This pin can
(E1)	be used to adjust the under voltage lockout (UVLO) level with two additional resistors forming
, ,	a voltage divider from V _{IN} to AGND as shown in Fig. 32.
COMP	Optional external compensation pin for additional loop adjustment. A capacitor between
(E8)	COMP and AGND can make the module more stable. Generally, the COMP pin should be open.
	Output voltage adjustment pin. For SPM1005-Z, connect a resistor, RADJ, between VADJ pin
	and AGND pin to set the desired output voltage, as shown in Fig. 27. For all other models
VADJ	except SPM1005-0V6, the output voltage can be trimmed ±10% by connecting a trim resistor
(D8)	between VADJ and AGND (trim up) as shown in Fig. 16, or a trim resistor between VADJ, and
	VSENSE (trim down), as shown in Fig. 17. The output voltage of SPM1005-0V6 can be trimmed
	up only.
PWRGD	Power Good pin. An open drain output that is pulled low when VSENSE voltage is less than
(B1)	91% or greater than 105% of the nominal output voltage. PWRGD is floating when the voltage
(51)	at VSENSE pin is between 93% and 103% of the nominal output voltage.

Version 1.4 February 19, 2016 Page 7 of 29



PIN Name	Description					
	Remote sensing pin for the output voltage. Connect this signal to VOUT close to the load for					
VSENSE improved regulation. Do not use an LC filter between VOUT pins of the module						
(A5)	where VSENSE is connected.					
	Note : this pin is not connected to VOUT inside the module and must be connected externally.					

LGA PACKAGE 56 PINS (TOP VIEW) 3 1 2 5 4 6 7 8 G PHASE STSEL SS/TR **PGND** VIN F RT/CLK Ε ΕN COMP D VADJ **PGND** C **AGND** В PWRGD ! **VOUT PGND** VSENSE Α

Version 1.4 February 19, 2016 Page 8 of 29



TYPICAL CHARACTERIESTICS(Note 1)

$SPM1005-3V3, V_{OUT} = 3.3V$




Fig. 1 Efficiency vs Output Current




Fig. 2 Power Dissipation vs Output Current

SPM1005-2V5, V_{OUT} = 2.5V




Fig. 3 Efficiency vs Output Current




Fig. 4 Power Dissipation vs Output Current

Version 1.4 February 19, 2016 Page 9 of 29



SPM1005-1V8, V_{OUT} = 1.8V




Fig. 5 Efficiency vs Output Current




Fig. 6 Power Dissipation vs Output Current

SPM1005-1V5, V_{OUT} = 1.5V




Fig. 7 Efficiency vs Output Current




Fig. 8 Power Dissipation vs Output Current

Version 1.4 February 19, 2016 Page 10 of 29



SPM1005-1V0, V_{OUT} = 1.0V




Fig. 9 Efficiency vs Output Current




Fig. 10 Power Dissipation vs Output Current

SPM1005-0V8, V_{OUT} = 0.8V




Fig. 11 Efficiency vs Output Current






Fig. 12 Power Dissipation vs Output Current

Version 1.4 February 19, 2016 Page 11 of 29



SPM1005-0V6, $V_{OUT} = 0.6V$








Fig. 14 Power Dissipation vs Output Current

Note 1: The above curves (Figure 1 to Figure 14) are derived from measured data taken on samples of the SPM1005 tested at room temperature (25°C), and are considered to be typical for the product.

Version 1.4 February 19, 2016 Page 12 of 29



APPLICATION INFORMATION

Output Voltage Adjustment

The output voltage of SPM1005-Z can be adjusted from 0.6V to 3.6V using an external resistor between VADJ pin and AGND pin, as shown in Fig. 15. The required resistor value RADJ can be calculated using equation (1).




Fig. 15 Output Voltage Setting for SPM1005-Z

$$R_{ADJ}(K\Omega) = \frac{R_1 \times 0.6}{V_O - 0.6} \quad \text{(For SPM1005-Z only)} \tag{1}$$

where R1 = $20k\Omega$ and V_0 is the desired output voltage in Volts. [**Note**: R1 is internal to the module, as indicated in Fig. 17]

For other models in the SPM1005 series, the output voltage is already set internally but can be trimmed within a 10% band by connecting a trim resistor between VADJ pin and AGND pin (for trim up) or between VADJ pin and VSENSE pin (for trim down), as shown in Fig. 16 and Fig. 17, respectively. [Note: SPM1005-0V6 cannot be trimmed down.]

Internal R1 and R2 values for all versions of SPM1005 are given in Table 1.

Table 1. Internal Voltage Setting Resistors of SPM1005

Version	-Z	3V3	2V5	1V8	1V5	1V2	1V0	0V8	0V6
$R_1(K\Omega)$	20.0	20.0	20.0	20.0	20.0	20.0	20.0	20.0	20.0
R ₂ (KΩ)	NC	4.42	6.34	10.0	13.3	20.0	30.0	60.4	NC


These values along with Equations (2) and (3) can be used to calculate the R_{DOWN} or R_{UP} for trimming output voltage. Vo is the desired output voltage.

$$R_{DOWN}(K\Omega) = \frac{1}{\frac{1}{R_2} \left(\frac{0.6}{V_O - 0.6} \right) - \frac{1}{R_1}}$$
 (For SPM1005 trim down) (2)

$$R_{UP}(K\Omega) = \frac{1}{\frac{1}{R_1} \left(\frac{V_o - 0.6}{0.6} \right) - \frac{1}{R_2}}$$
 (For SPM1005 trim up) (3)

Version 1.4 February 19, 2016 Page 13 of 29








Fig. 16 Output Voltage Trim Up Circuit

Fig. 17 Output Voltage Trim Down Circuit

Transient Response

The following table summarizes the measured output voltage overshoot and undershoot when the load current undergoes a step change between 2A and 5A for each SPM1005 model. The slew rate for the current change is $1A/\mu s$. The measured waveforms are given from Fig. 18 to Fig. 25. The measurement is obtained when the input capacitor consists of one $47\mu F$ ceramic capacitor in parallel with one $220\mu F$ electrolytic capacitor, and the output capacitor consists of four $47\mu F$ ceramic capacitors in parallel. If smaller output voltage deviation is required, larger output capacitor values can be used.

Table 2. Output Voltage Transient Response

Testing Conditions: C_{IN1} = 1 x 47μF CERAMIC, C_{IN2} = 220μF ELECTROLYTIC, C_{OUT} = 4 × 47μF CERAMIC

V (V)	V _{OUT} (V)	3A LOAD STEP, 2A to 5A, (1A/μs)					
V _{IN} (V)		VOLTAGE DEVIATION (mV)	RECOVERY TIME (μs)				
3.3	1.0	50	155				
5.0	1.0	45	145				
3.3	1.2	55	150				
5		50	150				
3.3	4.0	70	170				
5	1.8	65	165				
5	2.5	80	175				
5	3.3	95	195				

Version 1.4 February 19, 2016 Page 14 of 29






Fig. 18 V_{IN} = 5V, V_{OUT} = 1.0V, 3A Load Step

Fig. 19 $V_{IN} = 3.3V$, $V_{OUT} = 1.0V$, 3A Load Step




Fig. 20 V_{IN} = 5V, V_{OUT} = 1.2V, 3A Load Step

Fig. 21 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, 3A Load Step




Fig. 22 V_{IN} = 5V, V_{OUT} = 1.8V, 3A Load Step




Fig. 23 $V_{IN} = 3.3V$, $V_{OUT} = 1.8V$, 3A Load Step

Version 1.4 February 19, 2016 Page 15 of 29






Fig. 24 V_{IN} = 5V, V_{OUT} = 2.5V, 3A Load Step

Fig. 25 V_{IN} = 5V, V_{OUT} = 3.3V, 3A Load Step

Application Schematics

Figure 26 shows a typical schematic with SPM1005-1V2 for a 1.2V output application with switching frequency of 500 kHz. RT/CLK is left open to select the default switching frequency. STSEL pin is connected to AGND to select the default startup time. The ON/OFF CONTROL signal is used to turn on and off the power module.




Fig. 26 Typical Schematic $V_{IN} = 2.95V$ to 6.0V, $V_{OUT} = 1.2V$, $F_S = 500kHz$

Figure 27 shows a typical schematic for a 5V input, 3.6V output application using SPM1005-Z. The adjustment resistor, R_{ADJ} , is selected as $4.02k\Omega$ calculated based on Equation (1). In this example, the switching frequency is selected as 1MHz by connecting the timing resistor of $68k\Omega$ between RT/CLK pin and AGND pin.

Version 1.4 February 19, 2016 Page 16 of 29






Fig. 27 Typical Schematic $V_{IN} = 4.4V$ to 6.0V, $V_{OUT} = 3.6V$, $F_S = 1MHz$

Power Good (PWRGD)

The PWRGD pin is an open drain output, and can be used to indicate when the output voltage is within the normal operating range. This pin is pulled low when VSENSE voltage is less than 91% or greater than 105% of the nominal output voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, or if the EN pin is pulled low.

There is a 2% hysteresis, so once the VSENSE pin is within 93% to 103% of the nominal output voltage the PWRGD pin is de-asserted and the pin floats.

It is recommended to use a pull-up resistor between $1k\Omega$ and $100k\Omega$ to a voltage source that is 5.5V or less. The PWRGD will be in a valid state (high or low as above) once the VIN input voltage is greater than 1.2V.

Power-Up Characteristics

When configured as shown in the front page schematic (page 1), SPM1005 produces a regulated output voltage whenever a valid input voltage is present.

During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the charging current to the output capacitor.

Fig. 28 shows the startup waveforms for SPM1005-Z, operating from a 5V input and with the output voltage adjusted to 1.8V. The waveform is measured with a 3A constant current load.

Version 1.4 February 19, 2016 Page 17 of 29






Fig. 28 Startup Waveforms

Enable (On/Off) Operation and Under Voltage Lockout (UVLO) Setup

The EN pin provides an external on/off control of the power module and is lightly pulled up internally with a current source. The module is enabled if this pin is left open or its voltage exceeds the V_{EN-H} threshold voltage, and the power module starts operation once the input voltage is higher than V_{START} .

When the voltage at EN pin is below the $V_{\text{EN-L}}$ threshold voltage, the power module stops switching and enters low quiescent current state.

If an application requires controlling the EN pin, an open drain or open collector logic can be used to interface with the pin, as shown in Fig. 29. In this figure, high ON/OFF CONTROL signal level (Low EN) disables the power module.




Fig. 29 Typical ON/OFF Control Schematic

Fig. 30 and Fig. 31 show the typical output voltage waveforms when SPM1005 is enabled (turned on) and disabled (turned off) by the EN pin. In these figures, the top trace is the power good signal, the middle trace is the EN pin voltage, and the bottom trace is the output voltage.

Version 1.4 February 19, 2016 Page 18 of 29






Fig. 30 Waveforms at Enable Turn-On

Fig. 31 Waveforms at Enable Turn-Off

Under-voltage lockout can be used to prevent the output from starting until the input voltage is within its normal range. For input under voltage lockout (UVLO) adjustment, use the EN pin as shown in Fig. 32 to set the UVLO level by using two external resistors. Once the EN pin voltage exceeds 1.3V, an additional 2.8µA of current is added to provide input voltage hysteresis. Resistor R_{EN1} and R_{EN2} can be calculated using Equations (4) and (5) based on the required startup voltage and shutdown voltage.




Fig. 32 Input Under-Voltage Lockout Setup

$$R_{EN1} = 10^{3} \times \frac{V_{START} \left(\frac{V_{EN_FALLING}}{V_{EN_RISING}}\right) - UVLO}{I_{p} \left(1 - \frac{V_{EN_FALLING}}{V_{EN_RISING}}\right) + I_{h}}$$

$$R_{EN2} = 10^{3} \times \frac{R_{EN1} \times V_{EN_FALLING}}{UVLO - V_{EN_FALLING} + R_{EN1} \times (I_{p} + I_{h})}$$
(5)

$$R_{EN2} = 10^3 \times \frac{R_{EN1} \times V_{EN_FALLING}}{UVLO - V_{EN_FALLING} + R_{EN1} \times (I_p + I_h)}$$
(5)

Where R_{EN1} and R_{EN2} are in $k\Omega$, $I_h = 2.8\mu A$, $I_p = 0.7\mu A$, $V_{EN_RISING} = 1.3V$, $V_{EN_FALLING} = 1.18V$.

Version 1.4 February 19, 2016 Page 19 of 29



As an example, if R_{EN1} = 14.7k Ω and R_{EN2} = 12.7k Ω , V_{START} will be 2.8V and UVLO will be 2.5V.

It is recommended to set the minimum UVLO level of the module at 2.45V or higher to ensure proper operation before shutdown.

Soft-Start or Tracking Pin (SS/TR)

The soft-start function forces the output voltage to rise gradually to its nominal value rather than rising as rapidly as possible. Soft-Start mode is selected when the module is used independently without tracking or sequencing. To select soft-start operation mode the STSEL pin is connected to AGND. This will activate the internal soft-start capacitor for a nominal soft-start time of 1.1ms. An external capacitor between the SS/TR pin to ground can be used to increase the soft-start time to higher values if desired.

Table 3 shows the soft-start time using typical soft-start capacitor values.

Table 3. Soft-start capacitor values and soft-start time

External capacitor (nF)	open	4.7	10	20	33	47	100
SS Time (ms)	1.1	2.7	4.4	7.8	12.1	16.8	34.4

If other startup time is needed, Equation (6) provides the relationship between the external soft-start capacitor value C_{SS} and the soft-start time, T_{SS} .

$$C_{SS} = 3 \times T_{SS}(mS) - 3.3(nF)$$
 (6)

During the soft-start period, VSENSE voltage will follow the SS/TR pin voltage up to 90% of the nominal voltage setpoint. When the SS/TR voltage is greater than 90% of the nominal voltage, the effective system reference voltage will be changed from the SS/TR voltage to the internal voltage reference to close the voltage loop.

If the input voltage falls below the UVLO, or a thermal shutdown event occurs, or the EN pin is pulled down to below 1.18V, the SPM1005 will stop switching and the SS/TR will be discharged to below 60mV before the module restarts.

Sequencing and Tracking

The term *sequencing* is used when two or more separate modules are configured to start one after the other, in sequence. The term *tracking* is used when two or more modules are configured so that they start together, with their output voltages tracking each other during startup. This is done by having one module act as a master and the other(s) act as slave(s). Sequencing and tracking startup can be implemented using the SS/TR, EN and PWRGD pins.

The sequential startup connection is shown in Fig. 33. The power good pin (PWRGD) of the first SPM1005 module is connected to the EN pin of the second SPM1005 module, which will be enabled only after the output voltage of the first SPM1005 module reaches regulation range and its PWRGD is asserted. **Note**: The SPM1005 can start in sequence with another SPM1005 or with any other POL having a compatible Power Good output.

With tracking mode the output voltage of the SPM1005 is controlled by another voltage applied to its SS/TR input. Tracking startup of two SPM1005 modules can be achieved by connecting a resistor network of R_1 and R_2 as shown in Fig. 34, where the output voltage of the second SPM1005 module (bottom) will track the output voltage of the first SPM1005 module (top). In this case, the soft-start time of SPM1005 module #1 is determined by the capacitor connected to its SS/TR pin and the STSEL pin is connected to ground. The voltage at SS / TR pin of the second SPM1005 module is directly controlled by the output voltage of the first SPM1005 module through the resistor divider (R_1 and R_2). The STSEL pin of the second SPM1005 module should be left open.

Resistor divider R_1 and R_2 in Fig. 34 can be calculated using Equations (7) and (8). **Note**: The SPM1005 can track any external voltage, so the master can be an SPM1005 or any other POL. Tracking may also be used to adjust the

Version 1.4 February 19, 2016 Page 20 of 29



module output voltage in real time by controlling the input voltage to the TR pin of the module from a suitable input source. Please consult Sumida for more details.

$$R_1 = \frac{V_{OUT1} \times 5}{0.9} (k\Omega) \tag{7}$$

$$R_2 = \frac{0.9 \times R_1}{V_{OUT1} - 0.9} (k\Omega) \tag{8}$$

Fig. 35 gives the output voltage waveforms of two SPM1005 modules operating in sequential startup mode. It shows that PWRGD signal becomes high when the first SPM1005 (2.5V output in this example) enters into regulation and then the second SPM1005 (1.2V output in the example) begins to start up.

Fig. 36 gives the output voltage waveforms of two SPM1005 modules operating in tracking startup mode. It shows that V_{OUT1} follows V_{OUT2} until the lower voltage rail (V_{OUT2}) enters into regulation (1.2V in this example). Then, V_{OUT1} continues to rise to its steady state value (2.5V in the example).





Fig. 33 Sequencing Startup Schematic

Fig. 34 Tracking Startup Schematic

Note: when used in tracking mode, if the slave unit (module #2 in Fig. 34) shuts down while the other module is still operating, a latch-up condition can occur where the slave unit does not restart. To avoid this, it is necessary to pull down the SS/TR pin of module #2 to below 60mV momentarily, to initiate a normal start-up sequence.

Version 1.4 February 19, 2016 Page 21 of 29







Switching Frequency Selection and Timing Resistor (RT/CLK Pin)

The switching frequency of the SPM1005-Z can be adjusted over a wide range from approximately 450 kHz to 1MHz. A resistor between RT/CLK and AGND can be used to increase the switching frequency. For SPM1005-Z, an internal resistor, $R_{\text{CLK}} = 90.9 \text{k}\Omega$, sets the minimum (default) switching frequency to 450 KHz. Generally a higher frequency is preferred for higher output voltages, as indicated on page 4.

The user can increase the switching frequency by adding an external resistor, R_T , between RT/CLK pin and AGND, as shown in Fig. 37, where R_T is calculated using Equation (9). The relationship between switching frequency and equivalent resistor ($R_{EQ} = R_{CLK}||R_T$) is also shown in Fig. 38.

$$R_{T}(k\Omega) = \frac{R_{CLK}}{\left[F_{SW}(kHz)\right]^{1.052} \times R_{CLK} - 1}$$
(9)








Fig. 38 Switching Frequency vs R_{EQ} for SPM1005-Z

The default switching frequency of all other SPM1005 models is provided in the electrical characteristics table. It is not recommended to change those switching frequencies, but please contact Sumida if other switching frequencies are needed.

Version 1.4 February 19, 2016 Page 22 of 29



Synchronization with RT/CLK pin

RT/CLK pin can also be used to synchronize the SPM1005 to an external system clock, as shown in Fig. 39. To implement the synchronization feature, a clock signal with on time of at least 75ns should be applied to the RT/CLK pin. The logic zero level of the clock signal must be lower than 0.6V and the logic high level of the clock signal must be higher than 1.6V. The synchronization frequency range is between 450kHz and 1MHz.

The rising edge of the phase node (PHASE) will be synchronized to the falling edge of RT/CLK pin.




Fig. 39 Synchronizing to a System Clock

Over-Current Protection

A hiccup current limiting function is provided in the SPM1005 to protect against output overload or short-circuit. During an over-current condition, the load current is initially limited to approximately 9A and the output voltage is reduced to approximately 0.8V as shown in Fig. 40. If the over-current condition is not removed within approximately 1ms, the module will be shut down, as shown in Fig. 41. [Please note that the time scale is different for these two figures.]




Fig. 40 Over-current Limiting

Fig. 41 Hiccup Mode Current Limit Shut-down

When the over-current condition is removed, the output voltage recovers automatically to the nominal voltage, as shown in Fig. 42. If the over-current condition is not removed, the power module operates in hiccup mode, as shown in Fig. 43. The hiccup period is about 25ms.

Version 1.4 February 19, 2016 Page 23 of 29






Fig. 42 Recovery from Over-current Shut-down

Fig. 43 Hiccup Mode Current Limit Restart into Short-Circuit

Input protection

In most applications the input power source provides current limiting (typically fold-back or hiccup mode) and as long as the average fault current is limited to approximately 10A or less, no further protection is required.

If the SPM1005 is powered from a battery or other high current source, it is recommended to include an external fuse (maximum 10A) in the input to the module. The SPM1005 includes full protection against output overcurrent or short-circuit, and the fuse will not operate under any output overload condition. For more information refer to PM_AN-2 "Input Protection".

Thermal Considerations

The absolute maximum junction temperature is 150°C but it is recommended to keep the operating temperature well below this value. Maximum recommended case temperature is 115°C, which corresponds to a junction temperature of approximately 125°C.

The thermal resistance from case to ambient (θ_{CA}) depends on the PCB layout as well as the amount of cooling airflow. When mounted on the EVM, θ_{CA} is approximately 15°C/watt in still air. Please refer to the EVM User Guide for EVM PCB layout information.

SPM1005 implements an internal thermal shutdown to protect itself if the junction temperature of the power MOSFET exceeds 170°C. The thermal shutdown forces the module to stop switching when the junction temperature exceeds the thermal shutdown threshold. Once the die temperature reduces by about 15°C, the module restarts automatically.

Layout Considerations

To achieve the best electrical and thermal performance, an optimized PCB layout is required. Some considerations for the PCB layout are:

- Use large copper areas for power planes (V_{IN}, V_{OUT}, and especially PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Place any additional output capacitors between the main ceramic capacitor and the load.
- Connect the AGND and PGND copper areas at a single point, preferable under the AGND pin of the module.
- Place R_{SENSE}, R_T, and C_{SS} as close as possible to their respective pins.

Version 1.4 February 19, 2016 Page 24 of 29



- Do not connect the PHASE pin to any other components.
- Use multiple vias to connect the power planes to internal layers.

Refer to SPM1005 EVM User Manual for suggested PCB layout.


Version 1.4 February 19, 2016 Page 25 of 29




MECHANICAL DATA

Package dimensions and PCB pads


ALL DIMENSIONS IN MILLIMETERS




Package Top View



Package Side View



Package Bottom View



Suggested PCB Layout Top View

Version 1.4 February 19, 2016 Page 26 of 29



Tape and Reel Packaging Information




Fig. 44 Tape Dimensions and Loading Information




Fig. 45 Reel Dimensions

Version 1.4 February 19, 2016 Page 27 of 29






Fig. 46 Peel Speed and Strength of Cover Tape

Note:

- 1. The peel speed should be approximately 300mm/min.
- 2. The peel force of the top cover tape should be between 0.1N and 1.3N.

Storage and handling

Moisture barrier bag

The modules are packed in a reel, and then an aluminum foil moisture barrier bag is used to pack the reel in order to prevent moisture absorption. Silica gel is put into the moisture barrier bag as absorbent material.

Storage

SPM1005 is classified MSL level 3 according to JEDEC J-STD-033 and J-STD-020 standards, with a floor life of 168 hours after the outer bag is opened. Any unused SPM1005 modules should be resealed in the original moisture barrier bag as soon as possible. If the modules' floor life exceeds 168 hours, they should be dehumidified before use by baking in an oven at 125°C/1% RH (e.g. hot nitrogen gas atmosphere) for 48 hours.

Handling precautions

- 1. Handle carefully to avoid unnecessary mechanical stress. Excessive external stress may cause damage.
- 2. Normal ESD handling procedures are recommended to be used whenever handling the module.
- 3. If cleaning the module is necessary, use isopropyl alcohol solution at normal room temperature. Avoid the use of other solvents.

Version 1.4 February 19, 2016 Page 28 of 29



Reflow soldering




Fig. 47 Recommended Reflow Solder Profile (Lead-free)

Ordering Information

Output Voltage	Output Voltage Module Part Number		Package Type	Temperature Range
Adjustable	SPM1005-ZC	Au (RoHS)	LGA	-40°C to 85°C
3.3V	SPM1005-3V3C	Au (RoHS)	LGA	-40°C to 85°C
2.5V	SPM1005-2V5C	Au (RoHS)	LGA	-40°C to 85°C
1.8V	SPM1005-1V8C	Au (RoHS)	LGA	-40°C to 85°C
1.5V	SPM1005-1V5C	Au (RoHS)	LGA	-40°C to 85°C
1.2V	SPM1005-1V2C	Au (RoHS)	LGA	-40°C to 85°C
1.0V	SPM1005-1V0C	Au (RoHS)	LGA	-40°C to 85°C
0.8V	SPM1005-0V8C	Au (RoHS)	LGA	-40°C to 85°C
0.6V	SPM1005-0V6C	Au (RoHS)	LGA	-40°C to 85°C

Version 1.4 February 19, 2016 Page 29 of 29